|-=

Atty Ref: 042390.P5727 Express Mail No. EL466331030US

UNITED STATES PATENT APPLICATION

FOR

ERROR RECOVERY FOR SPECULATIVE MEMORY ACCESSES

Inventors:

NHON TOAI QUACH LEN SCHULTZ

Prepared by:

Blakely, Sokoloff, Taylor & Zafman LLP 12400 Wilshire Blvd., Suite 700 Los Angeles, California 90025 (714) 557-3800

10

20

25

30



ERROR RECOVERY FOR SPECULATIVE MEMORY ACCESSES

FIELD OF THE INVENTION

This invention relates to computer memory error recovery and, more particularly, to error recovery from errors detected during speculative memory accesses.

BACKGROUND OF THE INVENTION

A general purpose computer uses a central processor unit (CPU) to perform instructions on data. The instructions to be executed and the data required by those instructions are read from a computer memory. The overall speed of the computer is affected both by the speed at which the CPU can execute instructions and the speed at which the memory can provide instructions and data to the CPU. To improve the speed at which instructions and data are supplied by the memory, modem computers often issue and complete memory transactions speculatively. That is, the processor predicts what instructions and data are likely to be needed in the near future and the memory is accessed to obtain instructions and/or data prior to the actual requirement for the speculatively accessed memory contents.

Computer memories are subject to a variety of transient failures that result in corruption of the content of a particular memory location. While such transient corruption is infrequent, the consequences of such corruption, particularly if the content represents an instruction to be executed, can be catastrophic to the proper execution of a computer program. Computers may include means to detect errors in the contents retrieved by a memory access. There may be further means to correct at least some detected errors. Such error detecting and correcting means generally introduce a substantial delay in the processing when an error is detected. Uncorrected errors may require abnormal termination of an executing program. Simplicity and low-cost in error recovery processing is favored over speed because memory errors are encountered infrequently.

In a computer that uses speculative memory accesses, memory errors may be detected during a speculative memory access. A significant proportion

10



of the memory accesses may be speculative accesses in a computer that uses speculative accesses. A significant proportion of the speculative accesses may be for memory contents that will not be used by the CPU during the time the contents are available from the speculative access. The delays introduced by the error recovery processing for speculatively accessed corrupted memory contents adds an unnecessary overhead when the contents are not actually required by the CPU. An uncorrectable error detected during a speculative access can cause a potentially unnecessary abnormal termination of an executing program.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a computer system that embodies the invention.

Figure 2 is a flowchart of the method of the invention.

10

15

20

25

30

DETAILED DESCRIPTION OF THE INVENTION

Memory includes any source of instructions and/or data that a machine, such as a computer, can access. Memory can include, but is not limited to, cache memory including both tags and data, random access memory (RAM), read-only memory (ROM), bulk storage devices such as fixed or removable disks including both read-write and read-only devices, and network devices that provide data accessed from other computers or other devices not directly part of the accessing computer.

A machine-readable medium includes any mechanism that provides, stores, or transmits information in a form readable by a machine, such as a computer. A machine-readable medium includes, but is not limited to, read only memory (ROM), random access memory (RAM), magnetic disk storage media, optical storage media, flash memory devices, and electrical, optical, acoustical or other form of propagated signals, such as carrier waves, infrared signals, or digital signals.

Logical indications such as true and false include any form of information that is defined and interpreted to indicate a particular logical condition. For example, a single bit flag has two logical states, commonly indicated as 0 and 1. The logical state 0 of such a flag may indicate false in one embodiment of a logical indication. In another embodiment, 0 may indicate true. Logical indications may have more than two states with particular values defined to indicate particular logical states.

A system is a combination of devices that includes a machine, and a memory coupled to the machine. A system may include additional elements in support of the machine and memory such as error detection mechanisms. A machine, such as a computer for example, that loads data values from a memory may use an error detecting mechanism for detecting errors in the values loaded from the memory. Errors are differences between the value as stored into the memory and the value as loaded from the memory. These errors may be "soft" errors that occur intermittently due to cosmic ray and alpha particle bombardment of the memory device. An example of a mechanism for detecting errors is a parity bit associated with a memory value. The error detecting mechanism may also provide for correcting some errors. An example

25

30

5

10

of such a mechanism is an error correcting code (ECC) associated with a memory value. The error detecting mechanism may provide a memory fault indication that is true if an error in the memory is detected while executing a memory load request to retrieve a value from the memory. A cache memory error on a line that is clean or shared can be corrected by invalidating the line. If the line is dirty, then the error is not recoverable.

Figure 1 shows a computer system that embodies the invention. The exemplary system may include a machine 10 coupled to a read-only memory 18, a random access memory 22, and one or more peripheral devices 24 by a bus 16. Instructions for an error handler 20 according to the present invention may be stored in the read-only memory 18 which when executed by the machine 10, cause the machine to perform operations to respond to memory error indications and provide recovery from the memory error. The memory error handler may be executed by the machine when a memory load request returns a value retrieved from the memory with the memory fault indication set true. If the memory error handler is unable to correct the memory error, recovery may be termination of the program that issued the memory load request. If the memory error handler is able to correct the memory error, recovery may require a lengthy sequence of instruction to perform the correction.

Figure 2 shows a flowchart of instruction execution for a memory error handler that embodies the present invention. The memory error handler receives a memory fault indication 100. If the memory fault indication is not true there is no memory error to be handled and the memory error handler returns 104 without performing any error handling. It will be appreciated that in other embodiments the memory error handler will not be executed unless there is a memory fault indication and the memory error handler may not receive or test the memory fault indication since that test will have occurred outside the memory error handler.

The memory error handler according to the present invention may handle errors generated by speculative loads differently from errors generated by non-speculative loads. If the memory load request is speculative, the memory value is being loaded in anticipation of a future need for that value.

10

20

25

30

The speculatively loaded value may or may not actually be used. It may be desirable to defer performing error correction for errors generated by speculative loads. The load instruction may be a special speculative load instruction that sets a testable flag to indicate that a speculative instruction is being executed that may be used as a speculative load indication. The software that issues the load instruction may know that the load is speculative and provide a speculative load indication.

A memory handler according to the present invention may receive a speculative load indication 106 that is true if the memory load request was issued speculatively. If the speculative load indication is not true 108, control is passed to the instructions for performing error recovery 120. If the memory fault indication is true 102 and the speculative load indication is true 108, then an error indication that the returned value is invalid may be provided 116. This allows error recovery to be deferred for errors that are detected during speculative memory accesses. Deferral is the process of generating a deferred exception indicator 116 and not performing the error recovery 120 at the time of its detection (and potentially never at all). The memory error handler returns 118 control to the program that invoked the memory error handler after providing the error indication 116. Deferring recovery of errors detected during speculative loads may avoid termination of an executing program for unrecoverable errors when the speculatively loaded value is not actually required by the executing program. Deferring recovery of correctable error may improve performance by avoiding the time required to perform error recovery of unused values. It may be possible for programs to use a speculative load for testing a memory location or a device for errors prior to using the memory location or device.

In the machine 10 shown in Figure 1, flag bits 14 are associated with the registers 12. The error indication may be returned by setting a value, such as false, into the flag bit 14 associated with the register 12 that is loaded with the returned value. The program that intends to use the loaded value may check the associated flag bit 14 to determine if the value is valid. If the value is invalid, the program may issue a non-speculative load for the value to force the memory error handling routine to perform error recovery. This may terminate

10

15

20

25

30

the executing program or this may provide a corrected value to the executing program.

The error indication may be returned by setting the returned value to an invalid value. For example, if the value is an integer with a sign bit, the value of negative zero could be defined as an invalid value that could be used to provide the error indication from the memory error handler. The program that intends to use the loaded value may check the value for validity before using the value. If the value is invalid, the program may issue a non-speculative load for the value to force the memory error handling routine to perform error recovery. This may terminate the executing program or this may provide a corrected value to the executing program.

In an embodiment of the invention on a machine that does not provide a mechanism for error recovery, the executing program may terminate if an invalid is detected with issuing a non-speculative load for the value.

Error recovery is performed 120 immediately if the memory fault indication is true 102 and the speculative load indication is not true 108. The memory error handler returns 122 control to the program that invoked the memory error handler after performing error recovery 122.

In another embodiment of the invention, the memory error handler may receive a fault deferral indication 110 that is true if faults can be deferred. This allows the treatment of errors on speculative loads by the memory error handler to be controlled. Another program, such as the executing program or the operating system, may set or clear the fault deferral indication to allow or prevent deferred recovery from errors on speculative loads. If the fault deferral indication is not true 112 error recovery 120 for errors generated by speculative loads is performed immediately. In other embodiments, the fault deferral indication may provide multiple states. This may allow non-recoverable errors to be deferred and cause correctable errors to be immediately corrected 114.

It will be appreciated that the invention is applicable to a variety of machines that load values from a memory. One example would be a central processor unit (CPU) loading values from a cache memory or a random access memory (RAM) or a secondary memory, such as a disk drive. Another

15

20

25

30

example would be a peripheral processor that loads values from a peripheral device, such as a network.

The Intel® IA-64 Architecture is an example of a processor architecture that supports speculative memory loads. The use of the invention with the IA-64 Architecture will be described as an exemplary embodiment of the invention. General registers 12 in the IA-64 provide a Not a Thing (NaT) bit 14 to provide a deferred exception indicator. Floating point registers provide a Not a Thing Value (NaTVal) to provide a deferred exception indicator. The present invention can use the NaT bit or the NaTVal as the error indication that the returned value is invalid. Once a deferred exception indicator is generated, it will propagate through all uses until the speculation is checked by using either a speculation check instruction or a non-speculative use. This causes the appropriate action to be invoked to deal with the exception.

Three different programming models are supported by the IA-64 Architecture: no-recovery, recovery and always-defer. These programming models are selected by bits in the Processor Status Register (PSR). In the no-recovery model, only fatal exceptional conditions are deferred--these are conditions which cannot be resolved without either involving the program's exception-handling code or terminating the program. The inventive memory handler will defer only uncorrectable memory errors. In the recovery model, performance may be increased by deferring additional exceptional conditions. The recovery model is used only if the program provides additional "recovery" code to re-execute failed speculative computations. In always-defer model, all exceptional conditions which can be deferred are deferred. This permits speculation in environments where faulting would be unrecoverable. The inventive memory handler will defer both correctable and uncorrectable memory errors in the recovery model and the always-defer model.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.